Started getting my RISC-V CPU actually working in Verilog. So far I have implemented ADD, ADDI, and JAL, which have allowed to make a small program performing 18 + (3 + 6) and storing it in register x4 (which is correctly 27)!!