@captaintriton10 on RISC-V 32bit CPU · 3 months ago 5h 41m 51s logged Currently working on debugging conditional branch instructions, as the wrong branch address is being targetted. Fortunately, I managed to fix the JAL and JALR jump instructions.
@captaintriton10 on RISC-V 32bit CPU · 3 months ago 5h 41m 51s logged Currently working on debugging conditional branch instructions, as the wrong branch address is being targetted. Fortunately, I managed to fix the JAL and JALR jump instructions.
Comments 0
No comments yet. Be the first!
Sign in to join the conversation.