Devlog-2

Completed the SoC design, now on to placement, a few things-

• The decoupling is just perfect to make the IC run and not burn
• Minimal stuff is used because of area constrains i plan to have
• Some GPIOs wont be exposed to SoM pins